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The structural modiﬁcations in the conventional power laterally diffused metal-oxide-semiconductor
ﬁeld-effect transistor (LDMOS) are carried out to improve the breakdown voltage, on-resistance, gate-
charge and ﬁgure-of-merits of the device with reduced cell pitch. The modiﬁed device has planer
structure implemented on silicon-on-insulator which is suitable for low to medium voltage power in-
tegrated circuits. The proposed LDMOS consists of two gate electrodes placed vertically in two separate
trenches build in the drift region and single source and drain contacts are taken on the top. The trench
structure reduces the electric ﬁeld inside the drift region and allow increased drift layer doping con-
centration leading to higher breakdown voltage, lower speciﬁc on-resistance, reduced gate-drain charge,
and substantial improvement in the ﬁgure-of-merits. Using two-dimensional simulations, the perfor-
mance of the proposed LDMOS is optimized and results are compared with the conventional LDMOS. Our
simulation results show that the proposed device exhibits 110% higher breakdown voltage, 40% reduction
in cell pitch, 19% lower speciﬁc on-resistance, 30% lower gate-to-drain charge leading to 5.5 times
improvement in Baliga's ﬁgure-of-merit and 43% reduction in dynamic ﬁgure-of-merit over the con-
ventional device.
© 2014 Karabuk University. Production and hosting by Elsevier B.V. This is an open access article under
the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/3.0/).1. Introduction
The power integrated circuits (PICs) have gained importance
due to their advantages of small size, low cost, less power con-
sumption, and increased reliability. The PICs operating in low to
medium voltage range (60e100 V) are used in many applications
[1e4] such as automotive electronics, light-emitting diode drivers,
plasma display panels, PC peripheral, and portable power man-
agement products. For fabricating PICs, silicon-on-insulator (SOI)
technology is a preferred choice because it provides superior
isolation between various devices on the chip. In such circuits, the
key power device is laterally diffused metal-oxide-semiconductor
ﬁeld-effect transistor (LDMOS). A power LDMOS is designed to
achieve higher breakdown voltage while minimizing speciﬁc on-
resistance in order to reduce conduction losses. The speciﬁc on-
resistance (RON) is deﬁned as the product of total on-resistance
and area of the device. Both the breakdown voltage (VBR) and the
on-resistance of SOI LDMOS are dependent on the length and
doping of the drift region. A long drift region length and low dopingersity.
d hosting by Elsevier B.V. This is ais required to achieve high breakdown voltage in a conventional
LDMOS (CLDMOS) which unfortunately, increases the on-resistance
of the device. Conversely, a shorter drift region length with higher
doping reduces the on-resistance but adversely affects the break-
down voltage. Therefore, there is always a trade-off between the
breakdown voltage and the on-resistance. One measure of this
trade-off is the Baliga's ﬁgure-of-merit (BFOM ¼ V2BR=RON) which
should be as high as possible for a better designed LDMOS. For PICs
applications, it is also important to estimate the switching perfor-
mance of an LDMOS. In order to reduce the switching losses, the
gate-charge in general and the gate-to-drain charge (Qgd) in
particular should be minimized for a given on-resistance. The
switching performance of an LDMOS is evaluated by dynamic
ﬁgure-of-merit (FOM ¼ RON.Qgd). For improving the static and dy-
namic performance of a CLDMOS, several modiﬁcations in the
conventional design have been reported [5e9] by incorporating the
trench structures in the drift region. These devices have success-
fully demonstrated to achieve low on-resistance and high break-
down voltage by increasing the drift region doping while reducing
the electric ﬁeld inside the drift region. Furthermore, a lower cell
pitch of the device is desirable to get cost advantage with increased
packaging density of PICs.
A lateral trench gate LDMOS structure was reported [8] which
utilized a trench for channel formation in the drift layer on SOI andn open access article under the CC BY-NC-ND license (http://creativecommons.org/
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Another trench-gate LDMOS was proposed [9] on thin SOI con-
sisting of two trenches in the drift region on both sides of the p-
body region. This device is demonstrated to have a BFOM of
12.87 MW/cm2 for a cell pitch of 5 mm and also provides signiﬁcant
improvement in switching performance. In this structure, further
reduction in the cell pitch of the LDMOS was limited by the lateral
dimensions of the device due to the dual drain contacts symmet-
rically placed on both sides of the trench-structure. In order to
improve the BFOM with reduced cell pitch, we propose a trench-
gate LDMOS structure called TGLDMOS in which two trenches are
created in the drift region on both side of p-body where gate
electrodes are placed. The unit cell of the device contains only
single drain and source contacts and hence provides a reduction in
cell pitch. Based on two-dimensional simulations, it is demon-
strated that the proposed structure provides a BFOM of 22.40 MW/
cm2 with a reduced cell pitch of 3 mm while maintaining a good
switching performance.
2. Device structure
The schematic cross-sectional views of the conventional and
proposed LDMOS structures implemented on thin SOI are shown in
Fig.1. Both the devices have Nþ-polysilicon gateswith identical gateN
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Fig. 1. A schematic cross-sectional view of the unit cell of the (a) CLDMOS (b)
TGLDMOS.length of 0.5 mm. As shown in Fig. 1(a), the CLDMOS is a planer
device with gate, source and drain contacts on the top of the
structure. When a positive gate voltage higher than threshold
voltage is applied, a channel is formed in the p-body region under
the gate and current ﬂows from drain to source for positive drain
voltage. Under off-state, the gate is shorted to the source and
applied positive drain voltage causes spreading of depletion region
in the N-drift layer. The breakdown of the device occurs when the
electric ﬁeld inside the drift region reaches the critical ﬁeld of the
material. The gate electrode is extended over the drift region to act
as ﬁeld-plate which reduces the electric ﬁeld on the silicon surface
and improves the breakdown voltage. However, the electric ﬁeld
still peaks on the surface at the end of ﬁeld-plate (point ‘A’) which
limits further improvement in the breakdown voltage. It may be
noted that the length of ﬁeld-plate is among the critical parameters
which affect breakdown voltage. At a drift region doping of
2  1016 cm3, the optimized structural parameters of the CLDMOS
are listed in Table 1. The total cell pitch of the conventional device is
5 mm. On the other hand, as shown in Fig. 1(b), the proposed
TGLDMOS structure has two trenches ﬁlled with oxide in the N-
drift region on both sides of P-body region. The gate electrodes are
symmetrically placed in both the trenches and gate polysilicon is
extended over the drift region to work as vertical ﬁeld-plate. Two
channels are formed simultaneously in the P-body along the side-
walls of trenches when a positive gate voltage is applied and cur-
rent ﬂows from the drain to source through the bulk of drift region
for positive drain voltages. The presence of two trenches substan-
tially reduces the electric ﬁeld in the drift region [10]. The trench-
structure causes the reduced-surface ﬁeld (RESURF) effect which
leads to full depletion of the drift region resulting large improve-
ment in the breakdown voltage of the proposed device. At break-
down, the peak electric ﬁeld occurs at point ‘C’ in the TGLDMOS. It
is noteworthy that the TGLDMOS structure reported in [8] has a
deep Pþ-sinker, spacing between the trench gate and Nþ-drain
diffusion, and a source ﬁeld-plate over the trench gate and the drift
region. These structural modiﬁcations limit the lateral dimensions
and hence restrict the further reduction in the cell of the device. On
the other hand, the proposed TGLDMOS unit cell contains single
drain and source contacts and two gates placed vertically in sepa-
rate trenches without any horizontal ﬁeld-plate leading to reduced
cell pitch of the device. Moreover, the trench structure folds the
drift region in vertical and horizontal directions leading to reduced
cell pitch of 3 mm. The optimized device design allow higher drift
layer doping of 3  1016 cm3 in the TGLDMOS. The breakdown
voltage and on-resistance of the proposed structure are affected byTable 1
Optimized parameters of the CLDMOS and TGLDMOS.
Parameter Unit CLDMOS TGLDMOS
Cell pitch, L mm 5.00 3.00
Gate length, LG mm 0.50 0.50
Field-plate length, LFP mm 1.50 e
Drift region length, LD mm 2.10 e
Drift region length 1, L1 mm e 1.22
Drift region length 2, L2 mm e 0.60
Gate oxide thickness, tox mm 0.03 0.03
Oxide thickness, tox1 mm e 0.18
Oxide thickness, tox2 mm e 0.64
Oxide thickness, tox3 mm e 0.30
Oxide thickness, tox4 mm e 0.25
Epitaxial layer thickness, tepi mm 0.60 2.25
Drift region thickness, td mm e 0.60
Buried oxide thickness, tBOX mm 0.60 0.70
Drift region doping, Nd cm3 2  1016 3  1016
P-body doping cm3 8  1016 8  1016
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Fig. 3. Speciﬁc on-resistance variation with applied gate-source bias for the CLDMOS
and TGLDMOS.
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Table 1. Note that the proposed device provides 40% reduction in
the cell pitch as compared to the CLDMOS. This will result a lower
area of fabrication as the drift region resistance is reduced. The
proposed TGLDMOS device may be fabricated using a process as
reported for other trench-gate structures [10,11]. The TGLDMOS
structure requires few additional fabrication steps as compared to
the conventional device.
3. Comparison of simulated results
To understand the effect of structural parameters on the per-
formance of the CLDMOS and TGLDMOS devices, we have created
both the structures in the device simulator (ATLAS) [12]. Two-
dimensional numerical simulations were carried out by invoking
suitable models in the simulator such as Shockley-Read-Hall model
(SRH), Fermi-Dirac model (FERMIDIRAC), concentration dependent
mobility model (CONMOB), electric-ﬁeld-dependent mobility
model (FLDMOB), and the Selberherrs impact ionization model
(IMPACT SELB). Using the identical simulation models and their
parameters for both the structures, the simulated characteristics
are compared to evaluate their performance as discussed below:
3.1. ON-resistance
Fig. 2 shows the simulated drain characteristics of the CLDMOS
and TGLDMOS at gate-source voltage (VGS) of 6 V for low values of
drain-source voltages (VDS) such that the devices operate in the
linear region. These characteristics are used to determine the on-
resistance of the devices. The total on-resistance of an LDMOS is a
series combination of channel resistance, drift region resistance,
drain and source contact resistances. From Fig. 2, the total on-
resistance is calculated as the ratio of drain voltage to drain cur-
rent and is multiplied by the pitch length to get the speciﬁc on-
resistance (RON). The speciﬁc on-resistance of the CLDMOS and
TGLDMOS are found to be 52 and 42 mU-mm2, respectively
resulting 19% reduction in RON for the proposed device. It may be
noted that although, the drain current in the TGLDMOS is lower
than that of the CLDMOS but the reduced pitch length leads to
smaller RON. Fig. 3 shows the variation of speciﬁc on-resistancewith   (V)   VDrain Voltage,
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Fig. 2. Drain characteristics of the CLDMOS and the TGLDMOS in the linear region for
VGS ¼ 6 V.the gate-source bias for the CLDMOS and the TGLDMOS. Initially, as
VGS is increased, the on-resistance of both the devices decreases
rapidly because of enhancement in the channel conduction. As VGS
is further increased, the on-resistance saturates to a particular
value indicating that the channel is fully created and the on-
resistance is mainly limited by the drift region resistance. We
observe that for entire range of VGS, the proposed device exhibits
lower RON as compared to the conventional device. The threshold
voltage of the TGLDMOS (1.34 V) is found to be close to that of the
CLDMOS (1.58 V). The substrate of both the devices is kept at
grounded potential (0 V).3.2. Breakdown voltage
The simulated breakdown characteristics of the TGLDMOS
compared with that of the CLDMOS under off state are shown in
Fig. 4. At zero gate bias, there is no path for conduction of electronsDS
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Fig. 5. Two-dimensional electric ﬁeld distribution in the drift region of the (a) CLDMOS and (b) TGLDMOS at VDS ¼ 35 V.
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This results in a normally-off device with the drain voltage mostly
supported by the N-drift region. The breakdown voltage is taken as
drain to source voltage at which drain current exceeds 0.1 mA/mm.
As seen, the breakdown voltage of CLDMOS and TGLDMOS struc-
tures are 46 and 97 V, respectively resulting 110% improvement in
the breakdown voltage. In order to understand such large
enhancement in the breakdown voltage, it is useful to examine the
electric ﬁeld proﬁle inside the drift region of both the devices. Fig. 5
shows the two-dimensional electric ﬁeld distribution in the drift
region of the CLDMOS and TGLDMOS at VDS ¼ 35 V. As seen from
the Fig. 5(a), in case of the conventional device, the electric ﬁeld is
crowded on the silicon surface at the end of ﬁeld-plate (point ‘A’).
On the other hand, for the proposed structure, the maximum
electric ﬁeld occurs at the bottom edge of the trench (point ‘B’). In
order to know magnitude of maximum electric ﬁeld in the drift
region of two devices, Fig. 6 gives the electric ﬁeld variation along
the horizontal cut line (1e2 in Fig.1(a)) located on the top surface ofdrift region in the CLDMOS and along the cut line (3e4 in Fig. 1(b))
at the bottom edges of two trenches in the TGLDMOS at VDS ¼ 35 V.
As seen, the peak electric ﬁeld in the proposed structure is signif-
icantly lower than that in the conventional device leading to higher
breakdown voltage of the TGLDMOS. It is apparent that in case of
the proposed device, the charge increases from source to drainwith
the applied voltage which modulates the electric ﬁeld in the drift
region resulting enhanced breakdown voltage. Fig. 7 illustrates a
two-dimensional view of the electric ﬁeld in the CLDMOS and the
TGLDMOS when the applied drain-source voltage is equal to their
breakdown voltages. As seen, the peak of electric ﬁeld remains at
point ‘A’ in the conventional device whereas it shifts to point ‘C’ in
the proposed device. The peak electric ﬁelds at these points can be
seen in Fig. 8 which gives the electric variation along the horizontal
cut line 1-2 in the CLDMOS and the vertical cut line 5e6 (as in
Fig. 1(b)) along the side-wall of trench near the drain. As seen, the
peak electric ﬁelds in both structures are equal which verify the
breakdown of the CLDMOS and TGLDMOS at point ‘A’ and ‘C’,
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Fig. 6. Electric ﬁeld variation in the drift region of the CLDMOS along cut line 1e2 and
the TGLDMOS along cut line 3e4 at VDS ¼ 35 V.
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TGLDMOS occurs below the semiconductor surface (away from the
dielectrics) which typically yields higher critical electric ﬁeld
strength.
3.3. Gate charge analysis
Gate charge (Qg) is the amount of charge required on the gate to
turn on the LDMOS for a given on-resistance. This gives an esti-
mation of switching performance of the device. In order to mini-
mize the switching losses of a power LDMOS, the gate charge
should be as low as possible. Fig. 9 shows the gate charge curves of
the TGLDMOS and the CLDMOS devices. These characteristics are
obtained using mixed mode simulations in the device simulator.
The circuit used to perform the gate-charge transient is given in the
inset of this ﬁgure. In these simulations, the device width is kept
4000 mm for both the structures. As seen, for a given VGS, the total
Qg of the TGLDMOS is lower than that of the CLDMOS. Moreover,
the gate-to-drain charge (Qgd) is taken as the amount of charge that
must be input to overcome the “Miller” effect as the drain voltage
falls. This occurs during the plateau of the VGS waveformwhere the
voltage is constant. From Fig. 9, the Qgd of the proposed TGLDMOS
and CLDMOS devices are found to be 0.62 and 0.88 nC/mm2,
respectively. The proposed device gives 30% lower Qgd as compared
to the conventional device. This reduction in Qgd is due to lower
gate-to-drain capacitance (Cgd) of the proposed device when
compared to the CLDMOS as shown in Fig. 10. The CLDMOS struc-
ture exhibits higher value of Cgd due to presence of a gate ﬁeld-plate
over the drift region with thin oxide (tox) whereas the TGLDMOS
device has thicker oxides (tox2& tox3) between the gate and the drift
region resulting lower Cgd.
3.4. Figure-of-merit
In the previous subsections, it is observed that the TGLDMOS not
only provides lower speciﬁc on-resistance but also enhances the
breakdown voltage. This indicates that the performance of the
TGLDMOS is superior to that of the CLDMOS and yields conditions
for a better trade-off between the breakdown voltage and speciﬁc
on-resistance. From our simulation results, the Baliga's ﬁgure-of-merit (BFOM) for the CLDMOS and TGLDMOS is calculated as 4.07
and 22.40 MW/cm2, respectively. This provides 5.5 times
improvement in the BFOM of the proposed device as compared
with the conventional device. Further, the dynamic losses ﬁgure-of-
merit (FOM ¼ RON.Qgd) of the TGLDMOS structure is found to be
26 mU-nC as compared to 46 mU-nC of the CLDMOS resulting 43%
reduction in FOM. A comparison summary of static and dynamic
performance of the proposed device with that of the other reported
SOI LDMOS devices is given in Table 2. The proposed TGLDMOS
structure exhibits signiﬁcantly higher BFOM than the other coun-
terparts, which demonstrates better suitability of the proposed
device for low to medium voltage power applications. The
switching performance of the proposed TGLDMOS is comparable to
that of the LTDGMOS [9].
4. Device optimization
In this section, we will investigate the effect of physical pa-
rameters on the performance of the TGLDMOS structure. The
breakdown voltage and on-resistance are inﬂuenced by various
device parameters such as the drift region concentration (ND),
length of drift region (L2), drift region thickness (td), the epitaxial
layer thickness (tepi), and the oxide thickness (tox2, tox3, tox4).
These parameters are optimized in such a way that the device
provides optimal trade-off between the breakdown voltage and
the speciﬁc on-resistance resulting maximum BFOM. The depen-
dence of the breakdown voltage and BFOM on the doping con-
centration of drift layer in the TGLDMOS is given in Fig. 11. As the
doping concentration increases, the breakdown voltage of the
structure enhances due to spreading of the depletion layer over
the entire drift region which causes reduction in electric ﬁeld in-
side the device. In other words, full depletion of the whole drift
region is responsible for higher breakdown voltage. This is due to
RESURF effect caused by the presence of trenches in the drift re-
gion. However, as the drift layer doping is increased above
3  1016 cm3, the drift region is not fully depleted at the drain
side and causes an increased electric ﬁeld inside the device lead-
ing to a rapid drop in breakdown voltage. The structure provides
maximum BFOM at an optimum doping of 3  1016. Fig. 12 shows
the effect of drift region length (L2) on the breakdown voltage and
ﬁgure-of-merit. It is observed that the breakdown voltage of the
device decreases as L2 is varied from 0.40 to 0.85 mm due to in-
crease in the peak electric ﬁeld at trench bottom. However, the on-
resistance of the structure is reduced marginally due to increase in
cross-sectional area for ﬂow of the drain current. This leads to an
optimum BFOM for a length of 0.6 mm. In the next step, we have
optimised the drift region thickness (td) by analysing its inﬂuence
on the breakdown voltage and ﬁgure-of-merit as shown in Fig. 13.
It can be seen that the breakdown voltage decreases slowly for
variation of td from 0.20 to 0.65 mm and reduces rapidly thereafter.
This is due to change in the electric ﬁeld distribution in the device
with td. This thickness also affects the on-resistance of the device
due to change in drift region resistance. The optimized value of td
is obtained as 0.6 mm corresponding to maximum BFOM. Fig. 14
gives a trade-off between the breakdown voltage and on-
resistance for change in epitaxial layer thickness (tepi) of the
TGLDMOS. Keeping the td & tox3 ﬁxed, the variation in tepi scales
the length of vertical ﬁeld-plate (the downward extension of the
gate-polysilicon). The breakdown voltage of the structure im-
proves as tepi is increased from 1.6 to 2.6 mm and saturates to a
maximum value for further increase in tepi. On the other hand, the
on-resistance is also affected by tepi resulting a signiﬁcant
improvement in the BFOM for increase in tepi from 1.6 to 2.25 mm.
However, the performance of device degrades after 2.25 mm as
optimum value of tepi. The other key dimensions of the structure
Fig. 7. Two-dimensional electric ﬁeld distribution at breakdown voltage in the drift region of the (a) CLDMOS and (b) TGLDMOS.
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and tox4. These parameters modulate the electric ﬁeld distribution
inside the device and maximum breakdown voltage is achieved
for an optimum value of parameters so that the electric ﬁeld
proﬁle in the device becomes more uniform. Dependence of theTable 2
Performance comparison of power LDMOS devices.
Device
structure
VBR (V) RON
(mU-cm2)
BFOM VBR2/
RON (MW/cm2)
Qgd
nC/cm2
FOM Qgd.RON
(mUenC)
CLDMOS 46.0 0.52 4.07 88 46
TGLDMOS [8] 97.4 1.42 6.68 e e
LTDGMOS [9] 69.0 0.37 12.87 63 23
TGLDMOS
(This work)
97.0 0.42 22.40 62 26breakdown voltage on tox2, tox3, and tox4 are illustrated in
Figs. 15e17, respectively. It may be noted that the on-resistance of
the device is not affected by these dimensions and hence the
trends of BFOM curves are same as that of the breakdown voltage.
Simulation results show that the optimum values of oxide thick-
ness are tox2 ¼ 0.65 mm, tox3 ¼ 0.30 mm, tox4 ¼ 0.25 mm. It is to be
pointed out that the variation in the oxide thickness, tox1 does not
affect the breakdown voltage and the on-resistance of the
TGLDMOS. However, the gate-source capacitance increases by
reducing the tox1 thickness. The optimised values of all parameters
are given in Table 1 which are used in simulations to compare the
performance of the proposed device with that of the conventional
counterpart.Fi
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of the TGLDMOS.
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A power LDMOS structure on SOI is presented which utilizes
two vertical gates placed in two trenches on both sides of P-base
region. The proposed trench structure suppresses the electric ﬁeld
in the drift region and allow higher drift layer concentration with
reduced pitch length leading to a superior performance in terms of
maximum breakdown voltage, minimum speciﬁc on-resistance,
reduced gate-charge, and higher ﬁgure-of-merits. Numerical sim-
ulations are used to analyse and evaluate the performance of the
proposed device and results are compared with that of the con-
ventional device. The device parameters such as drift region con-
centration (ND), drift region length (L2), drift region thickness (td),
epitaxial layer thickness (tepi), and oxide thickness (tox2, tox3, tox4)
are varied in order to see their inﬂuences on the device perfor-
mance. These parameters are optimised to obtain maximum ﬁgure-
of-merit. Based on simulations results, it is demonstrated that the   
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Fig. 15. Breakdown voltage and ﬁgure-of-merit variation with oxide thickness, tox2 of
the TGLDMOS.
Fig. 17. Breakdown voltage and ﬁgure-of-merit variation with thickness, tox4 of the
TGLDMOS.proposed structure can provides 110% improvement in breakdown
voltage, 19% reduction in speciﬁc on-resistance, 30% decrease in
gate-to-drain charge and 40% lower cell pitch when compared with
the conventional LDMOS. The Baliga's ﬁgure-of-merit of the pro-
posed device is 22.40 MW/cm2 which is signiﬁcantly higher than
that of the other similar structures reported in literature. These
improvements in the performance of the proposed device are
achieved at the cost of few additional fabrication steps. Our results
show that the proposed device is a suitable power LDMOS for po-
wer integrated circuits.
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